24LC01B/02B

1K/2K 2.5V I2C™ Serial EEPROM

FEATURES PACKAGE TYPES
• Single supply with operation down to 2.5V
PDIP, SOIC
• Low power CMOS technology
- 1 mA active current typical A0 1 8 Vcc
- 10 µA standby current typical at 5.5V

24LC01B/02B
- 5 µA standby current typical at 3.0V A1 2 7 WP
• Organized as a single block of
128 bytes (128 x 8) -1K or 256 bytes (256 x 8) -2K A2 3 6 SCL
• 2-wire serial interface bus, I2C™ compatible
Vss 4 5 SDA
• 100 kHz (2.5V) and 400kHz (5.0V) compatibility
• Self-timed write cycle (including auto-erase)
• Page-write buffer for up to 8 bytes TSSOP*
• 2 ms typical write cycle time for page-write

24LC01B/02B
A0 1 8 Vcc
• Hardware write protect for entire memory
• Can be operated as a serial ROM A1 2 7 WP
• ESD protection > 3,000V A2 3 6 SCL
• 1,000,000 E/W cycles guaranteed VSS 4 5 SDA
• Data retention > 200 years
• 8 pin DIP, SOIC, TSSOP* or SOT-23* package
SOT-23*
• Available for temperature ranges
- Commercial (C): 0°C to +70°C SCL 1 5 WP

24LC01B
- Industrial (I): -40°C to +85°C
VSS 2
DESCRIPTION SDA 3 4 Vcc
The Microchip Technology Inc. 24LC01B and 24LC02B
are 1K bit and 2K bit Electrically Erasable PROMs. The
devices are organized as a single block of 128 x 8 bit or * Available for 24LC01B only
256 x 8 bit memory with a two wire serial interface. Low
voltage design permits operation down to 2.5 volts with BLOCK DIAGRAM
a standby and active currents of only 5 µA and 1 mA
respectively. The 24LC01B and 24LC02B also have
WP
page-write capability for up to 8 bytes of data. The
24LC01B and 24LC02B are available in the standard HV GENERATOR
8-pin DIP and an 8-pin surface mount SOIC package.
The SOT-23 and TSSOP packages are available for the
I/O MEMORY
24LC01B. EEPROM
CONTROL CONTROL ARRAY
LOGIC LOGIC XDEC

PAGE LATCHES

SDA SCL
YDEC

VCC SENSE AMP

VSS R/W CONTROL

* Available for 24LC01B only

 1999 Microchip Technology Inc. DS20071J-page 1

24LC01B/02B
1.0 ELECTRICAL CHARACTERISTICS TABLE 1-1: PIN FUNCTION TABLE

1.1 Maximum Ratings* Name Function

VCC...................................................................................7.0V VSS Ground

All inputs and outputs w.r.t. VSS ............... -0.6V to VCC +1.0V SDA Serial Address/Data I/O
Storage temperature .....................................-65°C to +150°C SCL Serial Clock
Ambient temp. with power applied ................-65°C to +125°C WP Write Protect Input
Soldering temperature of leads (10 seconds) ............. +300°C VCC +2.5V to 5.5V Power Supply
ESD protection on all pins.............................................> 3 kV A0, A1, A2 No Internal Connection
*Notice: Stresses above those listed under “Maximum ratings”
may cause permanent damage to the device. This is a stress rat-
ing only and functional operation of the device at those or any
other conditions above those indicated in the operational listings
of this specification is not implied. Exposure to maximum rating
conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

VCC = +2.5V to +5.5V Commercial (C): Tamb = 0°C to +70°C
Industrial (I): Tamb = -40°C to +85°C
Parameter Symbol Min. Max. Units Conditions
WP, SCL and SDA pins: VIH .7 VCC V
High level input voltage
Low level input voltage VIL .3 VCC V
Hysteresis of Schmidt trigger inputs VHYS .05 VCC — V (Note)
Low level output voltage VOL .40 V IOL = 3.0 mA, VCC = 2.5V
Input leakage current ILI -10 10 µA VIN = .1V to 5.5V
Output leakage current ILO -10 10 µA VOUT = .1V to 5.5V
Pin capacitance (all inputs/outputs) CIN, — 10 pF VCC = 5.0V (Note 1)
COUT Tamb = 25°C, FCLK = 1 MHz
Operating current ICC Write — 3 mA VCC = 5.5V, SCL = 400 kHz
ICC Read — 1 mA
Standby current ICCS — 30 µA VCC = 3.0V, SDA = SCL = VCC
100 µA VCC = 5.5V, SDA = SCL = VCC
WP = VSS
Note: This parameter is periodically sampled and not 100% tested.

FIGURE 1-1: BUS TIMING START/STOP

VHYS

SCL
THD:STA
TSU:STA TSU:STO

SDA

START STOP

DS20071J-page 2  1999 Microchip Technology Inc.

 24LC01B/02B
TABLE 1-2: AC CHARACTERISTICS
Vcc = 4.5 - 5.5V
Standard Mode
Parameter Symbol Fast Mode Units Remarks
Min. Max. Min. Max.
Clock frequency FCLK — 100 — 400 kHz
Clock high time THIGH 4000 — 600 — ns
Clock low time TLOW 4700 — 1300 — ns
SDA and SCL rise time TR — 1000 — 300 ns (Note 1)
SDA and SCL fall time TF — 300 — 300 ns (Note 1)
START condition hold time THD:STA 4000 — 600 — ns After this period the first
clock pulse is generated
START condition setup time TSU:STA 4700 — 600 — ns Only relevant for repeated
START condition
Data input hold time THD:DAT 0 — 0 — ns (Note 2)
Data input setup time TSU:DAT 250 — 100 — ns
STOP condition setup time TSU:STO 4000 — 600 — ns
Output valid from clock TAA — 3500 — 900 ns (Note 2)
Bus free time TBUF 4700 — 1300 — ns Time the bus must be free
before a new transmission
can start
Output fall time from VIH TOF — 250 20 +0.1 250 ns (Note 1), CB ð 100 pF
minimum to VIL maximum CB
Input filter spike suppression TSP — 50 — 50 ns (Note 3)
(SDA and SCL pins)
Write cycle time TWR — 10 — 10 ms Byte or Page mode
Endurance — 1M — 1M — cycles 25°C, Vcc = 5.0V, Block
Mode (Note 4)
Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
3: The combined TSP and VHYS specifications are due to new Schmitt trigger inputs which provide improved
noise spike suppression. This eliminates the need for a TI specification for standard operation.
4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific appli-
cation, please consult the Total Endurance Model which can be obtained on our website.

FIGURE 1-2: BUS TIMING DATA

TF TR
THIGH
TLOW

SCL
TSU:STA
THD:DAT TSU:DAT TSU:STO
THD:STA
SDA
IN TSP

TAA THD:STA
TAA TBUF

SDA
OUT

 1999 Microchip Technology Inc. DS20071J-page 3

24LC01B/02B
2.0 FUNCTIONAL DESCRIPTION 3.4 Data Valid (D)
The 24LC01B/02B supports a bi-directional two wire The state of the data line represents valid data when,
bus and data transmission protocol. A device that after a START condition, the data line is stable for the
sends data onto the bus is defined as transmitter, and duration of the HIGH period of the clock signal.
a device receiving data as receiver. The bus has to be
The data on the line must be changed during the LOW
controlled by a master device which generates the
period of the clock signal. There is one clock pulse per
serial clock (SCL), controls the bus access, and gener-
bit of data.
ates the START and STOP conditions, while the
24LC01B/02B works as slave. Both master and slave Each data transfer is initiated with a START condition
can operate as transmitter or receiver but the master and terminated with a STOP condition. The number of
device determines which mode is activated. the data bytes transferred between the START and
STOP conditions is determined by the master device
and is theoretically unlimited, although only the last six-
3.0 BUS CHARACTERISTICS teen will be stored when doing a write operation. When
The following bus protocol has been defined: an overwrite does occur it will replace data in a first in
• Data transfer may be initiated only when the bus first out fashion.
is not busy.
3.5 Acknowledge
• During data transfer, the data line must remain
stable whenever the clock line is HIGH. Changes Each receiving device, when addressed, is obliged to
in the data line while the clock line is HIGH will be generate an acknowledge after the reception of each
interpreted as a START or STOP condition. byte. The master device must generate an extra clock
Accordingly, the following bus conditions have been pulse which is associated with this acknowledge bit.
defined (Figure 3-1). Note: The 24LC01B/02B does not generate any
acknowledge bits if an internal program-
3.1 Bus Not Busy (A) ming cycle is in progress.
Both data and clock lines remain HIGH. The device that acknowledges has to pull down the
SDA line during the acknowledge clock pulse in such a
3.2 Start Data Transfer (B) way that the SDA line is stable LOW during the HIGH
period of the acknowledge related clock pulse. Of
A HIGH to LOW transition of the SDA line while the
course, setup and hold times must be taken into
clock (SCL) is HIGH determines a START condition. All
account. A master must signal an end of data to the
commands must be preceded by a START condition.
slave by not generating an acknowledge bit on the last
3.3 Stop Data Transfer (C) byte that has been clocked out of the slave. In this case,
the slave must leave the data line HIGH to enable the
A LOW to HIGH transition of the SDA line while the master to generate the STOP condition.
clock (SCL) is HIGH determines a STOP condition. All
operations must be ended with a STOP condition.

FIGURE 3-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS

(A ) (B) (D) (D) (C) (A)
SCL

SDA

START ADDRESS OR DATA STOP

CONDITION ACKNOWLEDGE ALLOWED CONDITION
VALID TO CHANGE

DS20071J-page 4  1999 Microchip Technology Inc.

 24LC01B/02B
3.6 Devise Address 4.0 WRITE OPERATION
The 24LC01B/02B are software-compatible with older 4.1 Byte Write
devices such as 24C01A, 24C02A, 24LC01, and
24LC02. A single 24LC02B can be used in place of two Following the start signal from the master, the device
24LC01’s, for example, without any modifications to code (4 bits), the don't care bits (3 bits), and the R/W
software. The “chip select” portion of the control byte bit which is a logic low is placed onto the bus by the
becomes a don't care. master transmitter. This indicates to the addressed
After generating a START condition, the bus master slave receiver that a byte with a word address will follow
transmits the slave address consisting of a 4-bit device after it has generated an acknowledge bit during the
code (1010) for the 24LC01B/02B, followed by three ninth clock cycle. Therefore the next byte transmitted by
don't care bits. the master is the word address and will be written into
the address pointer of the 24LC01B/02B. After receiv-
The eighth bit of slave address determines if the master ing another acknowledge signal from the 24LC01B/02B
device wants to read or write to the 24LC01B/02B the master device will transmit the data word to be writ-
(Figure 3-2). ten into the addressed memory location. The
The 24LC01B/02B monitors the bus for its correspond- 24LC01B/02B acknowledges again and the master
ing slave address all the time. It generates an acknowl- generates a stop condition. This initiates the internal
edge bit if the slave address was true and it is not in a write cycle, and during this time the 24LC01B/02B will
programming mode. not generate acknowledge signals (Figure 4-1).

Control Chip 4.2 Page Write

Operation R/W
Code Select
The write control byte, word address and the first data
Read 1010 XXX 1 byte are transmitted to the 24LC01B/02B in the same
Write 1010 XXX 0 way as in a byte write. But instead of generating a stop
condition the master transmits up to eight data bytes to
FIGURE 3-2: CONTROL BYTE the 24LC01B/02B which are temporarily stored in the
ALLOCATION on-chip page buffer and will be written into the memory
after the master has transmitted a stop condition. After
START READ/WRITE the receipt of each word, the three lower order address
pointer bits are internally incremented by one. The
R/W A
higher order five bits of the word address remains con-
SLAVE ADDRESS
stant. If the master should transmit more than eight
words prior to generating the stop condition, the
address counter will roll over and the previously
received data will be overwritten. As with the byte write
1 0 1 0 X X X operation, once the stop condition is received an inter-
nal write cycle will begin (Figure 4-2).
X = Don’t care

Note: Page write operations are limited to writing

bytes within a single physical page, regard-
less of the number of bytes actually being
written. Physical page boundaries start at
addresses that are integer multiples of the
page buffer size (or ‘page size’) and end at
addresses that are integer multiples of
[page size - 1]. If a page write command
attempts to write across a physical page
boundary, the result is that the data wraps
around to the beginning of the current page
(overwriting data previously stored there),
instead of being written to the next page as
might be expected. It is therefore neces-
sary for the application software to prevent
page write operations that would attempt
to cross a page boundary.

 1999 Microchip Technology Inc. DS20071J-page 5

24LC01B/02B
FIGURE 4-1: BYTE WRITE
S
BUS ACTIVITY T CONTROL WORD S
MASTER A BYTE ADDRESS T
DATA
R O
T P

SDA LINE S P

A A A
BUS ACTIVITY C C C
K K K

FIGURE 4-2: PAGE WRITE

BUS ACTIVITY S
T CONTROL S
MASTER A WORD
BYTE ADDRESS (n) T
R DATA n DATAn + 1 DATAn + 7 O
T P
SDA LINE S P
A A A A A
BUS ACTIVITY C C C C C
K K K K K

DS20071J-page 6  1999 Microchip Technology Inc.

 24LC01B/02B
5.0 ACKNOWLEDGE POLLING 7.0 READ OPERATION
Since the device will not acknowledge during a write Read operations are initiated in the same way as write
cycle, this can be used to determine when the cycle is operations with the exception that the R/W bit of the
complete (this feature can be used to maximize bus slave address is set to one. There are three basic types
throughput). Once the stop condition for a write com- of read operations: current address read, random read,
mand has been issued from the master, the device ini- and sequential read.
tiates the internally timed write cycle. ACK polling can
be initiated immediately. This involves the master send- 7.1 Current Address Read
ing a start condition followed by the control byte for a
The 24LC01B/02B contains an address counter that
write command (R/W = 0). If the device is still busy with
maintains the address of the last word accessed, inter-
the write cycle, then no ACK will be returned. If the
nally incremented by one. Therefore, if the previous
cycle is complete, then the device will return the ACK
access (either a read or write operation) was to
and the master can then proceed with the next read or
address n, the next current address read operation
write command. See Figure 5-1 for flow diagram.
would access data from address n + 1. Upon receipt of
the slave address with R/W bit set to one, the
FIGURE 5-1: ACKNOWLEDGE POLLING 24LC01B/02B issues an acknowledge and transmits
FLOW the eight bit data word. The master will not acknowl-
edge the transfer but does generate a stop condition
Send and the 24LC01B/02B discontinues transmission
Write Command (Figure 7-1).

7.2 Random Read

Send Stop Random read operations allow the master to access

Condition to any memory location in a random manner. To perform
Initiate Write Cycle this type of read operation, first the word address must
be set. This is done by sending the word address to the
24LC01B/02B as part of a write operation. After the
Send Start word address is sent, the master generates a start con-
dition following the acknowledge. This terminates the
write operation, but not before the internal address
pointer is set. Then the master issues the control byte
again but with the R/W bit set to a one. The 24LC01B/
Send Control Byte
with R/W = 0 02B will then issue an acknowledge and transmits the
eight bit data word. The master will not acknowledge
the transfer but does generate a stop condition and the
24LC01B/02B discontinues transmission (Figure 7-2).
Did Device NO
Acknowledge 7.3 Sequential Read
(ACK = 0)?
Sequential reads are initiated in the same way as a ran-
YES dom read except that after the 24LC01B/02B transmits
the first data byte, the master issues an acknowledge
Next as opposed to a stop condition in a random read. This
Operation
directs the 24LC01B/02B to transmit the next sequen-
tially addressed 8-bit word (Figure 7-3).
To provide sequential reads the 24LC01B/02B contains
6.0 WRITE PROTECTION an internal address pointer which is incremented by
one at the completion of each operation. This address
The 24LC01B/02B can be used as a serial ROM when
pointer allows the entire memory contents to be serially
the WP pin is connected to VCC. Programming will be
read during one operation.
inhibited and the entire memory will be write-protected.
7.4 Noise Protection
The 24LC01B/02B employs a VCC threshold detector
circuit which disables the internal erase/write logic if the
VCC is below 1.5 volts at nominal conditions.
The SCL and SDA inputs have Schmitt trigger and filter
circuits which suppress noise spikes to assure proper
device operation even on a noisy bus.

 1999 Microchip Technology Inc. DS20071J-page 7

24LC01B/02B
FIGURE 7-1: CURRENT ADDRESS READ
S
BUS ACTIVITY T S
A CONTROL T
MASTER R BYTE DATA n O
T P

SDA LINE
S P

BUS ACTIVITY A N
C O
K
A
C
K

FIGURE 7-2: RANDOM READ

S S
T T S
BUS ACTIVITY A CONTROL WORD A CONTROL T
MASTER R BYTE ADDRESS (n) R BYTE DATA n O
T T P

SDA LINE S S P
A A A N
BUS ACTIVITY C C C O
K K K
A
C
K

FIGURE 7-3: SEQUENTIAL READ

S
T
BUS ACTIVITY CONTROL DATA n DATA n + 1 DATA n + 2 DATA n + X O
MASTER BYTE P
SDA LINE P
A A A A N
BUS ACTIVITY C C C C O
K K K K
A
C
K

8.0 PIN DESCRIPTIONS 8.2 SCL Serial Clock

8.1 SDA Serial Address/Data Input/Output This input is used to synchronize the data transfer from
and to the device.
This is a bi-directional pin used to transfer addresses
and data into and data out of the device. It is an open 8.3 WP
drain terminal, therefore the SDA bus requires a pull-up
This pin must be connected to either VSS or VCC.
resistor to VCC (typical 10K¾ for 100 kHz, 2 K¾ for
400 kHz). If tied to VSS, normal memory operation is enabled
(read/write the entire memory).
For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are If tied to VCC, WRITE operations are inhibited. The
reserved for indicating the START and STOP condi- entire memory will be write-protected. Read operations
tions. are not affected.

DS20071J-page 8  1999 Microchip Technology Inc.

 24LC01B/02B
NOTES:

 1999 Microchip Technology Inc. DS20071J-page 9

24LC01B/02B
NOTES:

DS20071J-page 10  1999 Microchip Technology Inc.

 24LC01B/02B
24LC01B/02B PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

24LC01B/02B — /P

P = Plastic DIP (300 mil Body), 8-lead

SN = Plastic SOIC (150 mil Body), 8-lead
Package: SM = Plastic SOIC (207 mil Body), 8-lead
OT = SOT-23, 5-lead (24LC01B only)
ST = TSSOP, 8-lead (24LC01B only)

Temperature Blank = 0°C to +70°C

Range: I = -40°C to +85°C

24LC01B 1K I2C Serial EEPROM

24LC01BT 1K I2C Serial EEPROM (Tape and Reel)
Device:
24LC02B 2K I2C Serial EEPROM
24LC02BT 2K I2C Serial EEPROM (Tape and Reel)

Sales and Support

Data Sheets
Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recom-
mended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:
1. Your local Microchip sales office
2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

 1999 Microchip Technology Inc. DS20071J-page 11

 WORLDWIDE SALES AND SERVICE
AMERICAS AMERICAS (continued) ASIA/PACIFIC (continued)
Corporate Office Toronto Singapore
Microchip Technology Inc. Microchip Technology Inc. Microchip Technology Singapore Pte Ltd.
2355 West Chandler Blvd. 5925 Airport Road, Suite 200 200 Middle Road
Chandler, AZ 85224-6199 Mississauga, Ontario L4V 1W1, Canada #07-02 Prime Centre
Tel: 480-786-7200 Fax: 480-786-7277 Tel: 905-405-6279 Fax: 905-405-6253 Singapore 188980
Technical Support: 480-786-7627 ASIA/PACIFIC Tel: 65-334-8870 Fax: 65-334-8850
Web Address: http://www.microchip.com Taiwan, R.O.C
Hong Kong Microchip Technology Taiwan
Atlanta Microchip Asia Pacific 10F-1C 207
Microchip Technology Inc. Unit 2101, Tower 2 Tung Hua North Road
500 Sugar Mill Road, Suite 200B Metroplaza Taipei, Taiwan, ROC
Atlanta, GA 30350 223 Hing Fong Road Tel: 886-2-2717-7175 Fax: 886-2-2545-0139
Tel: 770-640-0034 Fax: 770-640-0307 Kwai Fong, N.T., Hong Kong
Boston Tel: 852-2-401-1200 Fax: 852-2-401-3431 EUROPE
Microchip Technology Inc. Beijing United Kingdom
5 Mount Royal Avenue Microchip Technology, Beijing Arizona Microchip Technology Ltd.
Marlborough, MA 01752 Unit 915, 6 Chaoyangmen Bei Dajie 505 Eskdale Road
Tel: 508-480-9990 Fax: 508-480-8575 Dong Erhuan Road, Dongcheng District Winnersh Triangle
Chicago New China Hong Kong Manhattan Building Wokingham
Microchip Technology Inc. Beijing 100027 PRC Berkshire, England RG41 5TU
333 Pierce Road, Suite 180 Tel: 86-10-85282100 Fax: 86-10-85282104 Tel: 44 118 921 5858 Fax: 44-118 921-5835
Itasca, IL 60143 India Denmark
Tel: 630-285-0071 Fax: 630-285-0075 Microchip Technology Inc. Microchip Technology Denmark ApS
Dallas India Liaison Office Regus Business Centre
Microchip Technology Inc. No. 6, Legacy, Convent Road Lautrup hoj 1-3
4570 Westgrove Drive, Suite 160 Bangalore 560 025, India Ballerup DK-2750 Denmark
Addison, TX 75248 Tel: 91-80-229-0061 Fax: 91-80-229-0062 Tel: 45 4420 9895 Fax: 45 4420 9910
Tel: 972-818-7423 Fax: 972-818-2924 Japan France
Dayton Microchip Technology Intl. Inc. Arizona Microchip Technology SARL
Microchip Technology Inc. Benex S-1 6F Parc d’Activite du Moulin de Massy
Two Prestige Place, Suite 150 3-18-20, Shinyokohama 43 Rue du Saule Trapu
Miamisburg, OH 45342 Kohoku-Ku, Yokohama-shi Batiment A - ler Etage
Tel: 937-291-1654 Fax: 937-291-9175 Kanagawa 222-0033 Japan 91300 Massy, France
Detroit Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79
Microchip Technology Inc. Korea Germany
Tri-Atria Office Building Microchip Technology Korea Arizona Microchip Technology GmbH
32255 Northwestern Highway, Suite 190 168-1, Youngbo Bldg. 3 Floor Gustav-Heinemann-Ring 125
Farmington Hills, MI 48334 Samsung-Dong, Kangnam-Ku D-81739 München, Germany
Tel: 248-538-2250 Fax: 248-538-2260 Seoul, Korea Tel: 49-89-627-144 0 Fax: 49-89-627-144-44
Los Angeles Tel: 82-2-554-7200 Fax: 82-2-558-5934 Italy
Microchip Technology Inc. Shanghai Arizona Microchip Technology SRL
18201 Von Karman, Suite 1090 Microchip Technology Centro Direzionale Colleoni
Irvine, CA 92612 RM 406 Shanghai Golden Bridge Bldg. Palazzo Taurus 1 V. Le Colleoni 1
Tel: 949-263-1888 Fax: 949-263-1338 2077 Yan’an Road West, Hong Qiao District 20041 Agrate Brianza
New York Shanghai, PRC 200335 Milan, Italy
Microchip Technology Inc. Tel: 86-21-6275-5700 Fax: 86 21-6275-5060 Tel: 39-039-65791-1 Fax: 39-039-6899883
150 Motor Parkway, Suite 202
11/15/99
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335
San Jose Microchip received QS-9000 quality system
Microchip Technology Inc. certification for its worldwide headquarters,
2107 North First Street, Suite 590 design and wafer fabrication facilities in
San Jose, CA 95131 Chandler and Tempe, Arizona in July 1999. The
Tel: 408-436-7950 Fax: 408-436-7955 Company’s quality system processes and
procedures are QS-9000 compliant for its
PICmicro® 8-bit MCUs, KEELOQ® code hopping
devices, Serial EEPROMs and microperipheral
products. In addition, Microchip’s quality
system for the design and manufacture of
development systems is ISO 9001 certified.

All rights reserved. © 1999 Microchip Technology Incorporated. Printed in the USA. 11/99 Printed on recycled paper.
Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed
by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip’s products
as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip
logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.

 1999 Microchip Technology Inc.