🚲
In the Flow
Creating stuff that makes and improves computers. 1/0.
-
IIT(BHU) Varanasi
- Chennai
- infinite.bio.link
- @infini8_139
- in/lnsaaswath
Lists (3)
Sort Name ascending (A-Z)
Starred repositories
2
stars
written in TL-Verilog
Clear filter
WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop