Skip to content
View x-tinkerer's full-sized avatar
56 followers · 154 following
  • Shenzhen, China

Achievements

Achievement: StarstruckAchievement: Pull Shark

Achievements

Achievement: StarstruckAchievement: Pull Shark

Highlights

  • Pro

Block or report x-tinkerer

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Lists (13)

Sort Name ascending (A-Z)
Sort by
Name ascending (A-Z) Name descending (Z-A) Newest Oldest Last updated

Starred repositories

5 results for sponsorable starred repositories written in Verilog
Clear filter

ultraembedded / riscv

RISC-V CPU Core (RV32IM)

Verilog 1,633 277 Updated Sep 18, 2021

ultraembedded / biriscv

32-bit Superscalar RISC-V CPU

Verilog 1,176 200 Updated Sep 18, 2021

ultraembedded / cores

Various HDL (Verilog) IP Cores

Verilog 871 229 Updated Jul 1, 2021

ultraembedded / core_ddr3_controller

A DDR3 memory controller in Verilog for various FPGAs

Verilog 560 103 Updated Oct 10, 2021

ultraembedded / usb2sniffer

USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)

Verilog 59 12 Updated Jun 6, 2020

Starred topics

See all starred topics